declaring multiple packed array dimensions is a SystemVerilog feature.

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

declaring multiple packed array dimensions is a SystemVerilog feature.

3,395 Views

cause: Error (10839): Verilog HDL error ***: declaring multiple packed array dimensions is a SystemVerilog feature.

description: 1. When I build a project with Quartus II version 14.1, there accurs the above problem.

Then I select "SystemVerilog" in Settings->Copiler Settings->Verilog version in Quartus II, the problem remains.

2. How should I solve this problem without modifying the codes?

Must I use synplify to generate .vqm?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.