Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19337 Discussions

do the intel fpga need a global reset signal or not ? If needed, the reset signal should be input using special IO pin or not?

zlan01
Beginner
255 Views

can general IO pin be used to input the reset signal ?

0 Kudos
1 Reply
skyjuice
Employee
175 Views

Quartus will decide whether or not to promote the reset to use Global network based on several factors (i.e fanout). You can internally generate a reset source. If you decide to use an input pin, make sure to synchronize them to avoid metastability issue.

Reply