링크가 복사됨
1 응답
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hi,
Thank you for reaching out to Intel FPGA Community.
From what I got, the situation you faced are completely normal as when you performed the Acetone test, marking wall can be collapsed and EMC dust is removed. We need EMC dust to see the character more clear in laser marked spot.
Regards,
Aqid Ayman
