Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20637 Discussions

erased MAX10, I/Os condition

Altera_Forum
Honored Contributor II
1,045 Views

hello. 

I have a design that use MAX10. i noticed that every time I flash it, many I/Os (if not all of them) are going high, according to the documents, the pins should be tri-stated. 

so first question is, is this phenomenon described anywhere? i couldn't find it... 

second question, is there any way to avoid this (not talking about adding pull down resistors to my design, try to avoid this). 

 

thanks
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
249 Views

Hi Gilad, how are set pin on pin planner? 

All pin goes high or just some? 

Are you using a development board or your own? 

Best regards
0 Kudos
Altera_Forum
Honored Contributor II
249 Views

All unused pins will show the state defined under Assignments/Device/Device and Pin Options/Unused Pins, which is by default "Tri-stated with weak pull-up". 

 

There should be no unused IO pins with different behavior.
0 Kudos
Altera_Forum
Honored Contributor II
249 Views

assume, a brand new chip of max10,when powered up, how will the io pins perform????????!!!!!!!

0 Kudos
Altera_Forum
Honored Contributor II
249 Views

 

--- Quote Start ---  

assume, a brand new chip of max10,when powered up, how will the io pins perform????????!!!!!!! 

--- Quote End ---  

 

If chip is brand new or better when is erased with confign low all pin appear as tristate weak pullup.
0 Kudos
Reply