grounding question concerning ep3s50 - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

grounding question concerning ep3s50

372 Views

I an using an ep3se50 fpga. It was found (to late) that a ground pin was left unconnected. Are the ground pins for a particular i/o bank connected internally?

Link Copied

1 Reply

358 Views

Hi,

It is not. All ground pin are recommended to connect to ground plane

Thank You.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.