Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

how to set timing constraint for jtag port

lipingx
Beginner
701 Views

lipingx_0-1673080278382.png

 

0 Kudos
1 Solution
RichardTanSY_Intel
663 Views

You may apply the SDC commands from this Intel® Quartus® Prime Timing Analyzer Cookbook User Guide:

https://www.intel.com/content/www/us/en/docs/programmable/683081/22-2/jtag-signals.html

 

Best Regards,

Richard Tan

 

View solution in original post

0 Kudos
5 Replies
RichardTanSY_Intel
664 Views

You may apply the SDC commands from this Intel® Quartus® Prime Timing Analyzer Cookbook User Guide:

https://www.intel.com/content/www/us/en/docs/programmable/683081/22-2/jtag-signals.html

 

Best Regards,

Richard Tan

 

0 Kudos
RichardTanSY_Intel
638 Views

May I know does my latest reply helps?


Best Regards,

Richard Tan


0 Kudos
RichardTanSY_Intel
625 Views

Thank you for acknowledge the solution provided. 

 I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
Reply