Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21332 Discussions

normal I/O to PLL input

Altera_Forum
Honored Contributor II
1,496 Views

HI, 

 

in my design i want to use normal i/o as PLL input in STARTIX2 device. in place and route time it showing error like "PLL input must be A CLKIN pin". is there a any alternative way to resolve this problem. 

 

design change is not possible. 

 

i studied "clocked control block" can use for driving the PLL. but its not working. 

 

please tell me how to resolve this problem. 

 

 

Thanks & regards 

--Ramanand
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
446 Views

please give me reply at least yes or no

 

Thanks
0 Kudos
Altera_Forum
Honored Contributor II
446 Views

The answer is very clear in the Stratix II hardware manual. It doesn't work.

0 Kudos
Reply