Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19509 Discussions

pin 6 of usb blaster ii cable

XQSHEN
Novice
344 Views

where should pin 6 of usb blaster ii cable to connect for FPGA max 10 and Cyclone IV?

Using JTAG mode,  pin 6 proc_rst

 

Should it be some pin user defined for system reset?

Any dedicate pin of FPGA?

 

 

XShen1_0-1634971161514.png

 

0 Kudos
5 Replies
YuanLi_S_Intel
Employee
303 Views

You may use pin 6 for hard processor reset under JTAG mode. Otherwise, you may leave it unconnected.


XQSHEN
Novice
292 Views

what do you mean  hard processor reset? 

Should it be a pin user defined for system reset in verilog code?

Any dedicate pin of FPGA?

YuanLi_S_Intel
Employee
281 Views

Yes, it is a pin used to trigger warm reset of the HPS block when prompted via the ARM DS-5 debugger in JTAG mode, It depends whether if you are using that or not. Else you may leave it unconnected.


As per the note in USB Blaster II user guide, you are recommended to connect this pin to a secondary device such as the MAX V CPLD, and use the device to manage the reset network for HPS.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_usb_blstr_ii_cable.pd...


XQSHEN
Novice
260 Views

Which pin? 

Device is 10m16DCU324I7G

YuanLi_S_Intel
Employee
226 Views

It can be any pin in the MAX 10 since it is programmable. As long as the logic will trigger warm reset to HPS.


Reply