Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

scfifo error

Altera_Forum
Honored Contributor II
843 Views

hi, 

I'm working with NiosII 3c120 design example (http://www.alterawiki.com/wiki/nios_ii_3c120_design_example), because I need to develop an ethernet link. 

I have a problem during the syntesis because QuartusII 11.0sp1 give me "Error: Text Design File must contain a Subdesign and Logic Section". The file is called scfifo_gd31.tdf. 

It contains only comment: 

 

--scfifo ADD_RAM_OUTPUT_REGISTER="ON" DEVICE_FAMILY="Cyclone III" LPM_NUMWORDS=2 LPM_SHOWAHEAD="OFF" LPM_WIDTH=32 LPM_WIDTHU=1 OPTIMIZE_FOR_SPEED=5 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" USE_EAB="OFF" aclr clock data empty full q rdreq wrreq CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CYCLONEII_M4K_COMPATIBILITY="ON" INTENDED_DEVICE_FAMILY="Cyclone III" LOW_POWER_MODE="AUTO" --VERSION_BEGIN 11.0SP1 cbx_altdpram 2011:07:03:21:05:55:SJ cbx_altsyncram 2011:07:03:21:05:55:SJ cbx_cycloneii 2011:07:03:21:05:55:SJ cbx_fifo_common 2011:07:03:21:05:54:SJ cbx_lpm_add_sub 2011:07:03:21:05:55:SJ cbx_lpm_compare 2011:07:03:21:05:55:SJ cbx_lpm_counter 2011:07:03:21:05:55:SJ cbx_lpm_decode 2011:07:03:21:05:55:SJ cbx_lpm_mux 2011:07:03:21:05:55:SJ cbx_mgl 2011:07:03:21:07:56:SJ cbx_scfifo 2011:07:03:21:05:55:SJ cbx_stratix 2011:07:03:21:05:55:SJ cbx_stratixii 2011:07:03:21:05:55:SJ cbx_stratixiii 2011:07:03:21:05:55:SJ cbx_stratixv 2011:07:03:21:05:55:SJ cbx_util_mgl 2011:07:03:21:05:55:SJ VERSION_END -- Copyright (C) 1991-2011 Altera Corporation -- Your use of Altera Corporation's design tools, logic functions -- and other software and tools, and its AMPP partner logic -- functions, and any output files from any of the foregoing -- (including device programming or simulation files), and any -- associated documentation or information are expressly subject -- to the terms and conditions of the Altera Program License -- Subscription Agreement, Altera MegaCore Function License -- Agreement, or other applicable license agreement, including, -- without limitation, that your use is for the sole purpose of -- programming logic devices manufactured by Altera and sold by -- Altera or its authorized distributors. Please refer to the -- applicable agreement for further details. --VALID FILE  

 

in the past I have the same problem but I solved it simply removing this file. Today this trick seems don't work. Anyone has some ideas? 

 

I have the same problem with niosii_ethernet_standard_3c120_rgmii project.
0 Kudos
0 Replies
Reply