Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

setup time and hold time

Altera_Forum
Honored Contributor II
‎04-18-2016 12:12 PM
1,391 Views

I want to know the setup time and hold time of the EP2AGX65..., but I can't find the parameter in its handbook, Who can tell me ? thank you!!

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-18-2016 12:33 PM
695 Views

The setup and hold time is dependent on routing, so will be affected by your design implementation.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-18-2016 06:03 PM
695 Views

Typically, you add timing constraints documenting your design's requirements. See the timequest documentation etc for details.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.