setup time and hold time - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

setup time and hold time

1,286 Views

I want to know the setup time and hold time of the EP2AGX65..., but I can't find the parameter in its handbook, Who can tell me ? thank you!!

Link Copied

2 Replies

590 Views

The setup and hold time is dependent on routing, so will be affected by your design implementation.

Copy link

590 Views

Typically, you add timing constraints documenting your design's requirements. See the timequest documentation etc for details.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.