Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.

timing constraint

RWeiz
Beginner
569 Views

我想要把呼叫出來的IP在 Timing Analyzer 時候將Output 做 set_multicycle_path 約束 我要如何去實現?

set_multicycle_path -from {counter_6bits:counter_6bits__ALD_DPI_counter__inst|lpm_counter:LPM_COUNTER_component|cntr_b3j:auto_generated|counter_reg_bit[5]} -to {Address_select_lines_clk_number[0]} -setup -end 20

我想要一次,所有的BITS要怎麼修改​

0 Kudos
3 Replies
RWeiz
Beginner
165 Views

Image 122.jpg

Image 123.jpg

AndyN
New Contributor I
165 Views

 

set_multicycle_path -from {counter_6bits:counter_6bits__ALD_DPI_counter__inst|lpm_counter:LPM_COUNTER_component|cntr_b3j:auto_generated|counter_reg_bit[*]} -to {Address_select_lines_clk_number[*]} -setup -end 20

 

KhaiChein_Y_Intel
165 Views

You may use * to represent one or more characters of the node name(s) you want to assign.

 

Below is the syntax for set_multicycle_path

https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#tafs/tafs/tcl_pkg...

Reply