to eliminate one clk cycle delay

[Altera_Forum]

hiii...in vhdl programing im using one clk to generate two different flags under different conditions in two different process statements but im getting one clk cycle delay in the output waveforms for the 2nd flag which is generated in xilinx from chipscope pro........is there any suggestions, 

 thankyou.......