- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
In my design I instantiate a 4X RapidIO Core and a ATX PLL IP Core. According to Table 12 in RapidIO user guide, I should connect the 24-bit tx_bonding_clocks of ATX PLL to tx_bonding_clocks_chN of RapidIO IP Core( where N=0~3) respectively.
But currently I can only generate a 6-bit tx_bonding_clocks in ATX PLL, and the signal definition of tx_bonding_clocks in XCVR PHY user guide is fixed 6-bit.
So I connect tx_bonding_clocks_ch0 of ATX PLL to tx_bonding_clocks_ch0~3 of RapidIO IP core, then I got timing analysis errors.
Any suggestion? How can I generate a ATX PLL IP core with 24-bit tx_bonding_clocks?
Thanks, regards.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks.
But according to the user guide, I should connect a 24-bit output ATX PLL to RapidIO x4.
Or should I use 4 ATX PLLs to drive RapidIO x4?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
For your information, the ATX PLL tx_bonding_clocks is only of 6 bits. You would not be able to get 24 bits output. There seems to be some confusion with the RapidIO user guide. Thus, if you are using one ATX PLL, then you would need to connect the same bus of ATX PLL bonding clocks to all the 4 RapidIO channels bonding clock bus. If you are using 4 ATX PLLs, then you can connect each PLL separately to each channel of RapidIO.
Please let me know if there is any concern. Thank you.
Chee Pin
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Just would like to follow up with you on this. Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your answer.
Currently I use a single ATX_PLL, and how can I eliminate the negative slacks in timing analysis in tx_bonding_clocks and rx_pma_clk clock region? (As you can see in the picture above).
I already set the tx_bonding_clocks , txclk and rxclk as global clock in assignment editor, the negative slack reduced to -0.371, still result in bit-error in data transmit and receive process.
I will be appreciated if you can give me some suggestions.
Thanks, regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thanks for your update. I understand that you are using a single ATX PLL and connect the bonding clocks per the guideline. However, you still observe some timing violation.
Would you mind to help duplicating a new case specific on the timing negative slack and let me know the new case number? I would like to further engage our timing expert to provide further assistance on the timing closure.
Please let me know if there is any concern. Thank you.
Best regards,
Chee Pin
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Just would like to check with you if you have managed to open a new case on the timing slack? Please feel free to let me know the case number. thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks, I've already opened a new case, here's the link:
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your update. I understand that you have open a new case and one of my peer is currently working on it. I will set this case to close-pending for the moment and we shall continue to follow up with you in the new case.
Please let me know if there is any concern. Thank you.
Best regards,
Chee Pin
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page