Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21345 Discussions

verilog code for chess clock

Altera_Forum
Honored Contributor II
‎09-07-2008 04:32 AM
2,421 Views

anybody have code for chess clock???? 

can u post? 

tenkiu..
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-08-2008 07:48 AM
1,436 Views

Seems like Chess Clocks are the in thing at the moment :)  

 

Check out previous thread at  

 

http://www.alteraforum.com/forum/showthread.php?t=3296 

 

I'm sure it would be more useful for you to look at a good Verilog design guide and have a go at writing the code for yourself. Go on, it's fun and you'll learn a whole lot more!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.