Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18494 Discussions

what is the ref clk requirement of 322M CDR_Ref clk and 125M CDR_Ref clk

BQi
Beginner
128 Views

We need supply the ref clk for 1G/10G multi rate ethernet phy ipcore

we want to know what is the ref clk requirement of 322M CDR_Ref clk and 125M CDR_Ref clk

0 Kudos
2 Replies
Deshi_Intel
Moderator
81 Views

Hi,

 

Can you elaborate further on what you mean by CDR refclk requirement ?

 

Typically we would expect user to provide free running, stable clock with the correct frequency using IO standard set in Quartus design.

 

This would be all the design requirement for CDR refclk.

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
81 Views

HI,

 

I hope I have clarified on standard refclk requirement.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply