- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
can i send data through ethernet like this and captured by wireshark? or i need to send a real ethernet frame? LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY LabT1 IS PORT ( SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0); LEDR : OUT STD_LOGIC_VECTOR(17 DOWNTO 0); --Input CLOCK_50 : IN STD_LOGIC; --ENET0_INT_N --ENET0_LINK100 ENET0_RX_CLK : IN STD_LOGIC; --ENET0_RX_COL --ENET0_RX_CRS ENET0_RX_DATA : IN STD_LOGIC_VECTOR(3 DOWNTO 0); --ENET0_RX_DV --ENET0_RX_ER ENET0_TX_CLK : IN STD_LOGIC; --Output ENET0_GTX_CLK : OUT STD_LOGIC; --ENET0_MDC --ENET0_RST_N ENET0_TX_DATA : OUT STD_LOGIC_VECTOR(3 DOWNTO 0); ENET0_TX_EN : OUT STD_LOGIC --ENET0_TX_ER ); END LabT1; ARCHITECTURE Behavior OF LabT1 IS BEGIN --LEDR <= SW; tx_process : process(CLOCK_50) begin if SW(0) = '1' then ENET0_TX_DATA <= "0001"; ENET0_TX_DATA <= "1110"; end if; end process tx_process; END Behavior;
Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No you need to send a real Ethernet frame. Besides you need to use ENET0_TX_CLK as clock for the TX signals, you need to assert ENET0_TX_EN when you send data and you need to use DDR I/O if the PHY chip is in gigabit mode.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
as i know, it need to send two nibbles in two clock cycle
which output is for signaling it i send high nibble or low nibble?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No it's two nibbles in one clock cycle. You can use the Altera DDR I/O primitive to do this: http://www.altera.com/literature/ug/ug_altddio.pdf
Is there any reason why you aren't using a MAC such as the Altera TSE? It would make your life a lot easier.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
it's my first time to know Altera TSE.
i do not find any material teaching how to use Altera TSE in CD given in DE115. is it a existing MAC function in DE115? how to use it? it said triple speed, does it mean giga speed times 3 = speed? another reason is that i would like to DIY a simple switch, so need MAC- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I don't have this kit, but you must have an example project with an Ethernet interface with the kit.
The TSE is an IP that you can include in the FPGA project, either from the megawizard or from SOPC Builder / QSys. Triple speed means that it supports 10Mb/s, 100Mb/s and 1Gb/s Ethernet protocols.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page