Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

Disabling MemoryDown

JONG_L_
New Contributor I
‎11-04-2015 03:13 PM
1,100 Views

Hi,

 

I have a custome board, which is similar to MinnowBoard MAX.

In order to build firmware for my board I downloaded/installed Intel Firmware Engine 1.1, and built firmware without MemoryDown option since my board uses SODIMM module.

If MemoryDown is disabled, does firmware read the SPD from SODIMM module and then set memory parameters accordingly? or am I still responsible to set all other memory parameters(such as Ranks, tCL, etc)?


Jong

0 Kudos

Link Copied

3 Replies
BrianRichardson
Employee
‎11-04-2015 03:30 PM
1,100 Views

You should be able to just change the "Enable Memory Down" option in the MemoryInit module from "1" to "0". This will ignore any manual memory settings and use the SPD values (assuming SMBUS is routed properly to the DIMM slots). Please try this and let me know if it works.

0 Kudos
Copy link
JONG_L_
New Contributor I
‎11-05-2015 10:42 AM
1,100 Views

Thank you, Brian.

It works exactly what you stated.

Jong

0 Kudos
Copy link
BrianRichardson
Employee
‎11-05-2015 10:58 AM
1,100 Views

Excellent. Glad I could help.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.