Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

PCIe Read Timeout when the PCIE Link goes down

Kun_L_
Beginner
‎01-06-2017 06:32 PM
861 Views
 
0 Kudos

Link Copied

1 Reply
gaston-hillar
Valued Contributor I
‎04-25-2017 07:00 PM
861 Views

Kun,

It seems you have forgotten to include an explanation of the issue.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.