Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

LLCM

GHui
Novice
‎08-05-2015 03:11 AM
540 Views

I calc llcm. It's about 60%, when I run vasp.

I use the following formula

LONGEST_LAT_CACHE.MISS * 100  /  ( LONGEST_LAT_CACHE.MISS + MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT )

I've no idea about if this is right.

0 Kudos

Link Copied

1 Reply
Roman_D_Intel
Employee
‎08-31-2015 07:45 AM
540 Views

Hi GHui,

longest latency cache miss rate should be LONGEST_LAT_CACHE.MISS/LONGEST_LAT_CACHE.REFERENCE 

Thanks,

Roman

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.