Hi!
I'm working on the FreeBSD hwpmc support for Sandy Bridge. A lot of the tuning whitepapers and forum posts for Sandy Bridge mention MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS but I can't find it in the SDM. What's the PMC MSR event ID and unit mask for this event?
Thanks!
-adrian
連結已複製
Hello Adrian,
From https://github.com/andikleen/pmu-tools/blob/master/snb-client.csv it looks like the event code is 0xd4 and umask 0x02.
Pat
Hi!
Ok, thanks!
Next from that guide is this - MEM_LOAD_RETIRED.L3_HIT_PS. The entire formula is:
% of cycles spent on last level cache access (2nd level misses that hit in LLC):
((MEM_LOAD_RETIRED.L3_HIT_PS * 26) + (MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT_PS
* 43) +
(MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM_PS * 60)) / CPU_CLK_UNHALTED.THREAD
(The slide set is: https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf)
Thanks!
-adrian
Yeah... sorry... I figured that out right after I sent my reply. It is the same opcode/mask as the event without _PS. The _PS means it is a precise event so you need to do the programming for precise events.
Pat
