Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

pcm-memory utility measures cache access or DRAM access?

SamG
Beginner
‎03-21-2018 04:44 AM
728 Views

Hi,

I am new to pcm-memory utility and I am using it for sandybridge E5-2670 processor in linux.

The measured bandwidth in MB/s is the bandwidth for cache access or DRAM access?? I can see that the value shoots up for memory intensive benchmarks but I am confused between cache and DRAM.

Thanks in advance.

0 Kudos

Link Copied

1 Reply
McCalpinJohn
Honored Contributor III
‎03-21-2018 07:57 AM
728 Views

It may depend on the version of PCM that you are using, but the source code to the versions I have looked at use the memory controller DRAM read and write counters for memory bandwidth reports.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.