"Verilog" Posts in "FPGA, SoC, And CPLD Boards And Kits"

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
5553 Discussions
Latest Tagged
first_rain

Request for a verilog code to connect PCA9685 to Altera Cyclone IV FPGA based development board

by first_rain Novice in FPGA, SoC, And CPLD Boards And Kits 12-30-2021
0 4
0
4
Ayushshamra

Fpga

by Ayushshamra Beginner in FPGA, SoC, And CPLD Boards And Kits 01-13-2021
0 1
0
1
Stephanie

MAX II UFM Simulation Error

by Stephanie Novice in FPGA, SoC, And CPLD Boards And Kits 10-06-2020
0 2
0
2
NFerg1

I designed an FSM, and it's going to states that it shouldn't be able to go to. Please help me understand what my Verilog code is doing.

by NFerg1 Beginner in FPGA, SoC, And CPLD Boards And Kits 02-01-2019
1 2
1
2
Losspost

DE2-115/ RS-232 Broken Communication

by Losspost Beginner in FPGA, SoC, And CPLD Boards And Kits 12-06-2018
0 1
0
1
Altera_Forum

ALTERA MAX 10 How to write custom ADC interface verilog code

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 06-03-2017
0 3
0
3

For more complete information about compiler optimizations, see our Optimization Notice.