

# Stratix 10 SoC FPGA Development Kit Board

| PAGE | DESCRIPTION                 | PAGE | DESCRIPTION                   |
|------|-----------------------------|------|-------------------------------|
| 1    | Title, Notes, Rev. History  | 44   | PDN Diagram                   |
| 2    | Block Diagram               | 45   | Power Sequence                |
| 3    | Reset & Reconfiguration_CLK | 46   | MAX10 PWR Manager 1           |
| 4    | JTAG BLOCK Diagram          | 47   | MAX10 PWR Manager 2           |
| 5    | Clock Block Diagram         | 48   | MAINSwitch_12V_DC_12V         |
| 6    | I2C BUS Block Diagram       | 49   | 12Vto5V                       |
| 7    | On Board USB BLASTER II 1   | 50   | M12Vto3V3                     |
| 8    | On Board USB BLASTER II 2   | 51   | 3V3to2V5                      |
| 9    | PCIe x16 Connector          | 52   | 3V3to1V8                      |
| 10   | 10/100/1000 SGMII PHYA      | 53   | S10switch_12V_3V3             |
| 11   | 10/100/1000 SGMII PHYB      | 54   | 240ACore_Contrller            |
| 12   | SDI Transmit/Receive        | 55   | 240ACore_Phase2               |
| 13   | S10 XCVR Banks - 4C/D/E/F   | 56   | 240ACore_Phase3               |
| 14   | SFP+ Port A                 | 57   | 2.4V, 1.8Vand VTT Power       |
| 15   | HDMI (VIDEO ONLY)           | 58   | VCCERAM                       |
| 16   | QSFP28 Interface 0&MXP      | 59   | VCC_HPS                       |
| 17   | QSFP28 Interface 1          | 60   | VCCPT                         |
| 18   | S10 XCVR Banks - 4K/L/M/N   | 61   | VCCT                          |
| 19   | FMC Port A                  | 62   | 3.3Vto1V2                     |
| 20   | S10 XCVR Banks - 1C/D/E/F   | 63   | 3V3toHILOHPSVDD               |
| 21   | S10 Banks - 2 A/B/C         | 64   | VCCR                          |
| 22   | S10 Banks - 3 A/B/C         | 65   | S10 PWR                       |
| 23   | FMC Port B                  | 66   | S10 GND                       |
| 24   | S10 XCVR Banks - 1K/L/M/N   | 67   | Decoupling 1                  |
| 25   | S10 Banks - 2 F/L/M/N       | 68   | Decoupling 2                  |
| 26   | HPS HILO 72-bit             | 69   | FMCSwitch_3V3                 |
| 27   | 72-Bit Dual Rank SODIMM1    | 70   | 2V5_1V8Switch                 |
| 28   | S10 Banks - 3 I/J/L/K       | 71   | 3V3IOSwitch                   |
| 29   | S10 Banks - CFG & XCVR IO   | 72   | 3V3_1V8Discharge Load         |
| 30   | S10 Banks - HPS IO-48 CON   | 73   | DC3V3currentsensors           |
| 31   | User IO                     | 74   | System Power Connection Chart |
| 32   | FPGA Mem Ref clock          | 75   |                               |
| 33   | HILO 72-bit                 | 76   |                               |
| 34   | XCVR REF Clocks             | 77   |                               |
| 35   | Videoclockgenerator         | 78   |                               |
| 36   | CLOCK CLEANER               | 79   |                               |
| 37   | DB9RS232                    | 80   |                               |
| 38   | I2C_MUX                     | 81   |                               |
| 39   | SystemMAX10 1               | 82   |                               |
| 40   | Flash Memory                | 83   |                               |
| 41   | System MAX10 2              | 84   |                               |
| 42   | System MAX10 3              | 85   |                               |
| 43   | System MAX10 4              | 86   |                               |

| REV         | DATE | PAGES             | DESCRIPTION   |
|-------------|------|-------------------|---|
| A.0 release |      |                   |   |
|             |      | 50,58,59,60,61,64 | Modified from 150-0321319 RevA1   |
|             |      | 35                | Change M12Vto3V3,VCCERAM,VCC_HPS,VCCPT,VCCT,VCCR using Empirion devices |
|             |      | 56                | Swap SDI_SDA_SDI_SCL  |
|             |      | 30                | Connect S10_VCCFAULT for U55 (pin25,26)                                 |
|             |      | 38                | Change FPGA symbol based on new pinout for TSD0 and TSD1                |
|             |      | 38                | Add new temp sense chip U116 for TSD1                                   |
|             |      | 38                | Group EM2130 I2C bus and add dip switch SW8 for isolation               |
| 10/12/17    |      | 50,60             | Change C1677,C1678,C1771,C1772 to 22uF Cer cap 16V                      |
| B.0 release |      |                   |   |
|             |      | 50                | Change R5246 to 12K and I2C address to 4B                               |
|             |      | 9                 | Ground MT1 to MT3   |
|             |      | 58                | Change C1698 Capacitor to diff Agile number                             |
|             |      | 40                | REMOVED Parrallel Flash   |




Intel Corporation, 101 innovation Dr, San Jose, CA 95134

Title: **Stratix 10 SoC FPGA Development Kit Board**  
 Copyright (c) 2014, Intel Corporation. All Rights Reserved.

Size: B  
 Document Number: **150-0321326 (6XX-44503R)** Rev: B0


Date: Monday, March 26, 2018 Sheet 1 of 74

# Stratix 10 Dev Kit Block Diagram




|   |                         |               |
|---|-------------------------|---------------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |                         |               |
| Title: <b>Stratix 10 SoC FPGA Development Kit Board</b>     |                         |               |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                         |               |
| Size B  | Document Number         | Rev B0        |
|   | 150-0321326             | (6XX-44503R)  |
| Date:   | Tuesday, March 13, 2018 | Sheet 2 of 74 |

# S10soc Dev Kit Reset Block




|  |   |       |         |
|--|---|-------|---------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |       |         |
| Title  | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |       |         |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |         |
| Size   | Document Number   | Rev   |         |
| B  | 150-0321326 (6XX-44503R)                                    | B0    |         |
| Date:  | Tuesday, March 13, 2018                                     | Sheet | 3 of 74 |

# JTAG Connection Diagram




|  |   |               |
|--|---|---------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |               |
| Title  | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |               |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |               |
| Size   | Document Number   | Rev           |
| B  | 150-0321326 (6XX-44503R)                                    | B0            |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 4 of 74 |

# Stratix 10 Dev Kit Clock Connection



|   |   |               |
|---|---|---------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |               |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |               |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |               |
| Size  | Document Number   | Rev           |
| B   | <b>150-0321326 (6XX-44503R)</b>                             | <b>B0</b>     |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 5 of 74 |


# S10 SoC I2C Bus Connection





|   |                                       |                  |
|---|---------------------------------------|------------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                       |                  |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |                  |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |                  |
| Size B  | Document Number<br><b>150-0321326</b> | Rev<br><b>B0</b> |
| Date:   | Tuesday, March 13, 2018               | Sheet 6 of 74    |







# On Board USB BLASTER II 2, JTAGSwitch





Logic 0 = Device JTAG Bypass  
Logic 1 = Device JTAG Enable



| MSTR2 | MSTR1 | MSTR0 | Mode                |
|-------|-------|-------|---------------------|
| ON    | ON    | ON    | BOOT                |
| OFF   | ON    | ON    | FMCA Master         |
| ON    | OFF   | ON    | FMCB Master         |
| OFF   | ON    | ON    | RESERVED            |
| ON    | ON    | OFF   | RESERVED            |
| OFF   | ON    | OFF   | GUI Test            |
| ON    | OFF   | OFF   | MAX10A Progrom Mode |
| OFF   | OFF   | OFF   | ON-board UBII       |



**CAD Notes:**  
PLACE CLOSE MAX 10 PWR PIN





MAX 10 constant mode has power ramp up requirement




|   |   |               |
|---|---|---------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |               |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |               |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |               |
| Size  | Document Number   | Rev           |
| B   | 150-0321326 (6XX-44503R)                                    | B0            |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 8 of 74 |



# PCI Express GEN3 X 16 Connector






75-ohm to 100-ohm XCVR traces.



# 10/100/1000 Ethernet XCVR

| Pin     | Pin Connection      | Setting Bit[2:0] | Definition  |
|---------|---------------------|------------------|---|
| CONFIG0 | GND                 | 000              | MDIO PHY Address bit (2:0) = 000  |
| CONFIG1 | GND                 | 000              | Enable Pause, PHY Address bits (4:3) = 00   |
| CONFIG2 | VDDO (2.5V or 3.3V) | 111              | 1110 = Auto-negotiate, advertise all capabilities, prefer Master<br>100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex |
| CONFIG3 | GND                 | 000              | Disable crossover, Enable 125CLK  |
| CONFIG4 | LED_LINK1000        | 100              | Hardware Config Mode Reg (2:0) = 100<br>SGMII without Clock with SGMII Auto-Neg to copper   |
| CONFIG5 | LED_LINK10          | 110              | Disable fiber/copper autoselect, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0                              |
| CONFIG6 | LED_RX              | 010              | Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber   |



Intel Corporation, 101 innovation Dr, San Jose, CA 95134




Title **Stratix 10 SoC FPGA Development Kit Board**  
 Copyright (c) 2014, Intel Corporation. All Rights Reserved.

Size B Document Number **150-0321326 (6XX-44503R)** Rev **B0**

Date: Tuesday, March 13, 2018 Sheet 10 of 74

# 10/100/1000 Ethernet XCVR

| Pin     | Pin Connection      | Setting Bit[2:0] | Definition  |
|---------|---------------------|------------------|---|
| CONFIG0 | GND                 | 000              | MDIO PHY Address bit (2:0) = 000  |
| CONFIG1 | GND                 | 000              | Enable Pause, PHY Address bits (4:3) = 00   |
| CONFIG2 | VDDO (2.5V or 3.3V) | 111              | 1110 = Auto-negotiate, advertise all capabilities, prefer Master<br>100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex |
| CONFIG3 | GND                 | 000              | Disable crossover, Enable 125CLK  |
| CONFIG4 | LED_LINK1000        | 100              | Hardware Config Mode Reg (2:0) = 100<br>SGMII without Clock with SGMII Auto-Neg to copper   |
| CONFIG5 | LED_LINK10          | 110              | Disable fiber/copper autoselect, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0                              |
| CONFIG6 | LED_RX              | 010              | Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber   |



**88E1111-B2-CAA1C000 EOL**  
**88E1111-B2-NDC2C000 Replacement**





Intel Corporation, 101 innovation Dr, San Jose, CA 95134

Title **Stratix 10 SoC FPGA Development Kit Board**  
 Copyright (c) 2014, Intel Corporation. All Rights Reserved.


Size B Document Number **150-0321326 (6XX-44503R)** Rev **B0**

Date: Tuesday, March 13, 2018 Sheet 11 of 74

# SDI Cable Driver, Equalizer, and SMB




# Stratix 10 XCVR Banks - 4K/L/M/N




|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size  | Document Number   | Rev   |          |
| B   | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:   | Tuesday, March 13, 2018                                     | Sheet | 13 of 74 |

# Small Form Factor Pluggable Plus (SFP+) Port A



|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 14 of 74 |




# HDMI (VIDEO ONLY)




|   |   |              |          |
|---|---|--------------|----------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |   |              |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board |              |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |   |              |          |
| Size  | Document Number                           | (6XX-44503R) | Rev      |
| A3  | 150-0321326                               |              | B0       |
| Date:   | Tuesday, March 13, 2018                   | Sheet        | 15 of 74 |

49,50,58,60,61,64  
25,71



# QSFP28 Interface 0 & MXP Cable connection



P and N can be swapped for better SI performance



## QSFP28 Interface



ModselL need be pull high to disabel I2C bus  
 Maximum current is 500ma per pin  
 Internal Pull high of RESETL and LPmode  
 Maximum power is 3,5W  
 ADDRESS 1010000




|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 16 of 74 |





# QSFP28 Interface 1

Dc resistanc should be less than 0.1ohm





## QSFP28 Interface




|  |   |       |          |
|--|---|-------|----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |       |          |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size   | Document Number   | Rev   |          |
| B  | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:  | Tuesday, March 13, 2018                                     | Sheet | 17 of 74 |

# S10 XCVR Banks - 4C/D/E/F




|   |                                       |              |           |
|---|---------------------------------------|--------------|-----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                       |              |           |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |              |           |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |              |           |
| Size<br>B   | Document Number<br><b>150-0321326</b> | (6XX-44503R) | Rev<br>B0 |
| Date:<br>Tuesday, March 13, 2018                            | Sheet<br>18 of 74                     |              | 1         |

# FMC Port A




# Stratix 10 XCVR Banks - 1C/D/E/F



|   |                          |       |          |
|---|--------------------------|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                          |       |          |
| <b>Title</b> Stratix 10 SoC FPGA Development Kit Board      |                          |       |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                          |       |          |
| Size  | Document Number          | Rev   |          |
| B   | 150-0321326 (6XX-44503R) | B0    |          |
| Date:   | Tuesday, March 13, 2018  | Sheet | 20 of 74 |


# Stratix 10 Banks 2 A/B/C








# Stratix 10 XCVR Banks - 1K/L/M/N





|   |                                       |              |           |
|---|---------------------------------------|--------------|-----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                       |              |           |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |              |           |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |              |           |
| Size<br>B   | Document Number<br><b>150-0321326</b> | (6XX-44503R) | Rev<br>B0 |
| Date:   | Tuesday, March 13, 2018               | Sheet        | 24 of 74  |










# 16GB DDR4 SODIMM



I2C address "1010101"  
EEPROM


I2C address "0011101"  
Temperature sensor




|   |                                       |                  |
|---|---------------------------------------|------------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                       |                  |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |                  |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |                  |
| Size<br>B   | Document Number<br><b>150-0321326</b> | Rev<br><b>BO</b> |
| Date:<br>Tuesday, March 13, 2018                            | Sheet<br>27                           | of<br>74         |

2309407-5

# Stratix 10 Banks - 3 I/J/L/K




# Stratix 10 Banks - Configuration



| Config Mode | MSEL2 | MSEL1 | MSEL0 |
|-------------|-------|-------|-------|
| QSPI        | off   | off   | on    |
| NAND X 8    | off   | on    | off   |
| SDMMC X 4   | on    | on    | off   |
| JTAG ONLY   | on    | off   | on    |





# Stratix 10 Banks - HPS IO-48



|   |                        |              |          |
|---|------------------------|--------------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                        |              |          |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                        |              |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                        |              |          |
| Size  | Document Number        | Rev          |          |
| B   | 150-0321326            | (6XX-44503R) | B0       |
| Date:   | Tuesday, July 31, 2018 | Sheet        | 30 of 74 |

# User I/O



28 USER\_PB\_FPGA0  
28 USER\_PB\_FPGA1  
28 USER\_PB\_FPGA2  
28 USER\_PB\_FPGA3

IO\_3V3  
IO\_3V3 25,71  
IO\_1V8  
IO\_1V8 21,25,70  
IO\_2V5  
IO\_2V5 70




Intel Corporation, 101 innovation Dr., San Jose, CA 95134

Title **Stratix 10 SoC FPGA Development Kit Board**  
Copyright (c) 2014, Intel Corporation. All Rights Reserved.

|                               |                             |              |        |
|-------------------------------|-----------------------------|--------------|--------|
| Size B                        | Document Number 150-0321326 | (6XX-44503R) | Rev B0 |
| Date: Tuesday, March 13, 2018 | Sheet 31 of 74              |              |        |


# PCIe& FPGA Reference Clock1



|  |   |       |          |
|--|---|-------|----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |       |          |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size   | Document Number   | Rev   |          |
| B  | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:  | Tuesday, March 13, 2018                                     | Sheet | 32 of 74 |



# FPGA Memory Reference clock




I2C Address = b'1110011'




|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134 |   |                |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 33 of 74 |

# FPGA Transceiver reference Clocks




# SDI Video Reference clock

I2C address "0110101"



|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size  | Document Number   | Rev   |          |
| B   | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:   | Tuesday, March 13, 2018                                     | Sheet | 35 of 74 |

# lmk05028 CLOCK CLEANER




I2C address "1011000"


Signal end clock output



# UART Port B





|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 37 of 74 |



|   |                                 |                |
|---|---------------------------------|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                 |                |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                 |                |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                 |                |
| Size  | Document Number                 | Rev            |
| B   | <b>150-0321326 (6XX-44503R)</b> | B0             |
| Date:   | Monday, March 26, 2018          | Sheet 38 of 74 |


# System MAX10 Controller (NO ADC Support)



|   |                          |       |          |
|---|--------------------------|-------|----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134    |                          |       |          |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                          |       |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                          |       |          |
| Size  | Document Number          | Rev   |          |
| B   | 150-0321326 (6XX-44503R) | B0    |          |
| Date:   | Tuesday, March 13, 2018  | Sheet | 39 of 74 |

# Flash Memory



For Avalon Stream x16 Configuration



- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM\_A1 mapped to address bit 1 in software.





# System MAX10 Controller 2




|   |                          |       |          |
|---|--------------------------|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                          |       |          |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                          |       |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                          |       |          |
| Size  | Document Number          | Rev   |          |
| B   | 150-0321326 (6XX-44503R) | B0    |          |
| Date:   | Tuesday, March 13, 2018  | Sheet | 41 of 74 |

# System MAX10 Controller 3




|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size  | Document Number   | Rev   |          |
| B   | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:   | Tuesday, March 13, 2018                                     | Sheet | 42 of 74 |

# System MAX10 Controller 4




|   |   |                     |
|---|---|---------------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                     |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                     |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                     |
| Size  | Document Number   | Rev                 |
| B   | <b>150-0321326</b>  | <b>(6XX-44503R)</b> |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 43 of 74      |

# Stratix 10 SOC DEV KIT PDN Diagram




# Stratix 10 SOC Power Sequence

## S10 Dev KIT Power UP sequence






## S10 Dev KIT Power Down sequence



|  |   |       |          |
|--|---|-------|----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |       |          |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size   | Document Number   | Rev   |          |
| B  | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:  | Tuesday, March 13, 2018                                     | Sheet | 45 of 74 |

# MAX 10 PWR Manager 1




|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, July 31, 2018                                      | Sheet 46 of 74 |

Copyright (c) 2015, Altera Corporation. All Rights Reserved.

Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203




# MAX10 PWR Manager 2



Input connector for  
280 Watt AC/DC Adapter


# 12V Power PMOS Switches



|   |                                       |                  |
|---|---------------------------------------|------------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                       |                  |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |                  |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |                  |
| Size<br>B   | Document Number<br><b>150-0321326</b> | Rev<br><b>B0</b> |
| Date:<br>Tuesday, March 13, 2018                            | Sheet 48 of 74                        |                  |




# 12V to 5V Power Supply



|   |                         |              |          |
|---|-------------------------|--------------|----------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |                         |              |          |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                         |              |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                         |              |          |
| Size  | Document Number         | Rev          |          |
| Custom  | 150-0321326             | (6XX-44503R) | B0       |
| Date:   | Tuesday, March 13, 2018 | Sheet        | 49 of 74 |

# MAIN 12V to 3.3V




connect AGND to PGND through a single via

H = 6.6mm  
Place on Top side



|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Monday, March 26, 2018                                      | Sheet 50 of 74 |

# 3V3 to 2V5 Converter




A single through-hole test point connects the AGND pin to the GND plane.



|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 51 of 74 |

# 3.3V to 1.8V Converter




A single through-hole via connects the AGND pin to the GND plane.

Connect the input and output caps to the GND plane through multiple vias. (Please see the Gerber files.)



|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |       |          |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |       |          |
| Size  | Document Number   | Rev   |          |
| B   | 150-0321326 (6XX-44503R)                                    | B0    |          |
| Date:   | Tuesday, March 13, 2018                                     | Sheet | 52 of 74 |

# S10 12V,3V3 and 1V8 PMOS Switches




J26 needs be shorted if MAX10 is not programmed

Typical 12V good threshold voltage is 10.62V.  
 Typical 12V bad threshold voltage is 10.11V



|   |                                       |               |           |
|---|---------------------------------------|---------------|-----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134    |                                       |               |           |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |               |           |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |               |           |
| Size<br>B   | Document Number<br><b>150-0321326</b> | (6XX-44503R ) | Rev<br>B0 |
| Date:<br>Tuesday, March 13, 2018                            | Sheet<br>53                           | of<br>74      |           |

# 12V to Core 1




I2C Address: 0X5A, 0X5B and 0X47

Check Phase define  
Need 0.85V core voltage




|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134 |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board |       |          |
| Size  | Document Number                           | Rev   | B0       |
| Custom  | 150-0321326 (6XX-44503R)                  |       |          |
| Date:   | Tuesday, March 13, 2018                   | Sheet | 54 of 74 |

# 12V to Core 2



|   |                         |              |          |
|---|-------------------------|--------------|----------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |                         |              |          |
| Title: <b>Stratix 10 SoC FPGA Development Kit Board</b>     |                         |              |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                         |              |          |
| Size  | Document Number         | Rev          |          |
| Custom  | 150-0321326             | (6XX-44503R) | B0       |
| Date:   | Tuesday, March 13, 2018 | Sheet        | 55 of 74 |


# 12V to Core 3



|   |                         |              |          |
|---|-------------------------|--------------|----------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |                         |              |          |
| Title: <b>Stratix 10 SoC FPGA Development Kit Board</b>     |                         |              |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                         |              |          |
| Size  | Document Number         |              | Rev      |
| Custom  | 150-0321326             | (6XX-44503R) | B0       |
| Date:   | Tuesday, March 13, 2018 | Sheet        | 56 of 74 |




# VTT & 2V4 Power



|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 57 of 74 |

# Power - S10 VCCERAM



connect AGND to PGND through a single via




|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 58 of 74 |

# S10\_HPS Supply

Need to adjust for 0.95V

Output Voltage = 0.95V




Connect the input and output caps to the GND plane through multiple vias. (Please see the Gerber files.)

connect AGND to PGND through a single via




|   |  |
|---|--|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |  |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b> |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |  |
| Size  | Document Number                                  |
| B   | 150-0321326 (6XX-44503R)                         |
| Date:   | Tuesday, March 13, 2018                          |
| Sheet   | 59 of 74   |
| Rev   | B0   |

# VCCPT



|   |                                 |           |          |
|---|---------------------------------|-----------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                                 |           |          |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                 |           |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                 |           |          |
| Size B  | Document Number                 | Rev       |          |
|   | <b>150-0321326 (6XX-44503R)</b> | <b>B0</b> |          |
| Date:   | Tuesday, March 13, 2018         | Sheet     | 60 of 74 |


# VCCT



|   |   |       |          |
|---|---|-------|----------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |   |       |          |
| Title   | Stratix 10 SoC FPGA Development Kit Board |       |          |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |   |       |          |
| Size  | Document Number                           | Rev   |          |
| B   | 150-0321326 (6XX-44503R)                  | B0    |          |
| Date:   | Tuesday, March 13, 2018                   | Sheet | 61 of 74 |

# 3.3V to 1.2V Converter

A single through-hole via connects the AGND pin to the GND plane.




Connect the input and output caps to the GND plane through multiple vias. (Please see the Gerber files.)




|   |                          |                |
|---|--------------------------|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134   |                          |                |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                          |                |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                          |                |
| Size  | Document Number          | Rev            |
| B   | 150-0321326 (6XX-44503R) | B0             |
| Date:   | Tuesday, March 13, 2018  | Sheet 62 of 74 |

# 3.3V to HPS HILO VDD converter



|   |                                    |               |
|---|------------------------------------|---------------|
| Intel Corporation, 101 Innovation Dr., San Jose, CA 95134   |                                    |               |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                    |               |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                    |               |
| Size B  | Document Number <b>150-0321326</b> | Rev <b>B0</b> |
| Date: Tuesday, March 13, 2018                               | Sheet 63                           | of 74         |


# VCCR







# S10 GND








Intel Corporation, 101 innovation Dr, San Jose, CA 95134

Title: **Stratix 10 SoC FPGA Development Kit Board**  
 Copyright (c) 2014, Intel Corporation. All Rights Reserved.

Size: B  
 Document Number: **150-0321326**  
 Rev: **B0**



Date: Tuesday, March 13, 2018  
 Sheet: 66 of 74

# Decoupling 1








|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 67 of 74 |

# Decoupling 2







|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | <b>150-0321326 (6XX-44503R)</b>                             | <b>B0</b>      |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 68 of 74 |

# FMC 3.3V PMOS Switches






|   |   |                |
|---|---|----------------|
| Intel Corporation, 101 innovation Dr., San Jose, CA 95134 |   |                |
| Title   | Stratix 10 SoC FPGA Development Kit Board                   |                |
|   | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size  | Document Number   | Rev            |
| B   | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:   | Tuesday, March 13, 2018                                     | Sheet 69 of 74 |

# 2.5V and 1.8V IO Switches





|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R )                                   | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 70 of 74 |

# 3.3V IO Switches



|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R )                                   | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 71 of 74 |

# 3.3V and 1.8V Discharge Load




50us Discharge time



|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | Stratix 10 SoC FPGA Development Kit Board                   |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 72 of 74 |




# User DC card 3.3V Current Sensors



|  |   |                |
|--|---|----------------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134 |   |                |
| Title  | <b>Stratix 10 SoC FPGA Development Kit Board</b>            |                |
|  | Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                |
| Size   | Document Number   | Rev            |
| B  | 150-0321326 (6XX-44503R)                                    | B0             |
| Date:  | Tuesday, March 13, 2018                                     | Sheet 73 of 74 |

# System Power Connection Chart



- U49 : LTM4625
- U110 : EM2130H
- U53 : LTC3884EUK
- U54,U55 : LTC3874EUFD
- U113 : EM2130L
- U115 : EM2130H
- U114 : EM2130L
- U111 : EM2130L
- U57 : EP5348UI
- U62 : EN6360QI
- U61 : EN63A0QI
- U58 : TPS51200
- U106 : EN63A0QI
- U112 : EN63A0QI



|   |                                       |              |           |
|---|---------------------------------------|--------------|-----------|
| Intel Corporation, 101 innovation Dr, San Jose, CA 95134    |                                       |              |           |
| Title <b>Stratix 10 SoC FPGA Development Kit Board</b>      |                                       |              |           |
| Copyright (c) 2014, Intel Corporation. All Rights Reserved. |                                       |              |           |
| Size<br>B   | Document Number<br><b>150-0321326</b> | (6XX-44503R) | Rev<br>B0 |
| Date:<br>Tuesday, March 13, 2018                            | Sheet<br>74                           | of<br>74     |           |