




ADC Channel A

ADC SCLK 6,12
 ADC SDATA 4,12
 ADC A SEN 5




ADC A CLK P 3
 ADC A CLK N 3

ADC A OE 4
 ADC A OVR 5
 ADC RESET 6,12

ADC A DCLK 3
 ADC A D[13..0] 3,5,10



J30 Position	Data Output Format
Pin 1-2	2's Complement data valid falling edge
Pin 3-4	Straight Binary data valid falling edge
Pin 5-6	2's Complement data valid rising edge
Pin 7-8	Straight Binary data valid rising edge



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone II DSP Board		
Size B	Document Number 150-0310202-B1	Rev B
Date: Thursday, March 24, 2005	Sheet 11	of 22