Arria 10 Transceiver PHY Initial calibration

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Arria 10 Transceiver PHY Initial calibration

226 Views

Hi All,

I designed a board with an Arria 10 FPGA, which doesn't supply the Transceiver reference clock pins with an initial free running clock (CLKUSR is present though).

For this reason the inital calibration process of the PreCISE engine fails and all *cal_busy signals stay asserted.

Is it okay to start a reset sequence (assert analog and digital resets) even though the cal_busy flags are asserted and subsequently after doing reconfiguration start PreCISE calibration?

Many thanks for help.

Cheers

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.