- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'd like understand the difference between these 3 option:
get_fanins -async
get_fanins -sync
get_fanins -clock
because in the "get_fanin -help" I didn't understand the difference.
is there any exemple that can show the difference between these options?
- Tags:
- constraints
- SDC
- tcl
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The definitions are not clear
-asynch Traverse through asynch edges
-clock Traverse through clock edges
-synch Traverse through synch edges
So for example I created this test case:
I get the fanins of the "In_pin" input using "-async" , "-sync" and "-clock" option and I get no difference between the 3 results.
So how can I see the difference between these options in a design?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What u can do is use the tecnology map viewer to look into the netlist.
-asynch Traverse through asynch edges, this normal happened on after LUT1 where no clock involve.
-synch Traverse through synch edges, usually, on the register where clock is involve.
-clock Traverse through clock edges, on the clock path rather than the data path. for example, output of PLL.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks
![](/skins/images/45C6C2D737ED71F4C51F0145C8CB1E9C/responsive_peak/images/icon_anonymous_message.png)
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page