FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6376 Discussions

IP upgradation error in QPP v 23.4 for altera_emif DDR4

back-bencher
Beginner
299 Views

I have instantiated above IP in QPP 20.1

I was trying to upgrade the project to QPP 23.4 by making a copy. I was directed to do IP upgrade 

where I get an error: 

"Row address width" (MEM_DDR4_ROW_ADDR_WIDTH) 12 is out of range: 14, 15, 16, 17, 18

When the same IP is instantiated in QPP v 20.1, no such error is thrown, but this error in QPP v 23.4 does not let me compile the design. 

What row address width should be selected in IP parameter editor?

Labels (1)
0 Kudos
1 Solution
AdzimZM_Intel
Employee
247 Views

Hello,


Thank you for submitting your question in Intel Community.

I'm Adzim, application engineer will assist you in this case.


The Row address width of 12 is no longer available in current Quartus edition due to the memory longevity.

Please select a value suitable for your memory component that available in the IP parameter editor.



Regards,

Adzim


View solution in original post

0 Kudos
5 Replies
AdzimZM_Intel
Employee
248 Views

Hello,


Thank you for submitting your question in Intel Community.

I'm Adzim, application engineer will assist you in this case.


The Row address width of 12 is no longer available in current Quartus edition due to the memory longevity.

Please select a value suitable for your memory component that available in the IP parameter editor.



Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
193 Views

Hello,


I'm not receiving any feedback from you since my last reply.

I wonder if your issue has been addressed.

Please let me know if you have any further question in this thread.


Regards,

Adzim


0 Kudos
back-bencher
Beginner
190 Views

Hello,

 

Pardon for the late reply.  Actually, I tried removing the IP from the project and again do the compilation. The compilation fails at the Plan stage. When I investigate, it is because of some other IP. Now I re-did the copy option and upgraded the IP before it produced the aforementioned error. While including the same IP, again the compilation fails at the Plan stage. 

 

Reason seems to be a register in some other IP, which is having synthesis attribute as follows:

(* altera_attribute = {"-name MAX_FANOUT 1; -name ADV_NETLIST_OPT_ALLOWED ALWAYS_ALLOW"}*)

 

I found the reason in the failure log of QPP. 

0 Kudos
AdzimZM_Intel
Employee
129 Views

Hello,


If the previous has been resolved, please kindly help to mark the solution for the initial issue that you are facing.

For another issue that you are facing, please file another thread to discuss on the issue because we usually do not mix different issues in one thread.


Thank you.


Regards,

Adzim


0 Kudos
back-bencher
Beginner
118 Views
0 Kudos
Reply