Modeling feedback-control-circuits with DSP-builder

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Modeling feedback-control-circuits with DSP-builder

907 Views

Hello everybody,

I work on a feasability study for FPGA-application with "model-based-design" in Matlab/Simulink.

First of all I want to implement a simple PID-controller for controlling two proportional valves via PWM. Perhaps I want to compare the parallel implementation with the implementation using a softcore like NIOS II.

Has anybody gained some experience with implementing classic feeback-control-circuits with the DSP-builder ? What are the limitations in comparison with creating models for sequential hardware structures ? Is it necessary to use manual-vhdl-code for peripheral-devices like ADC's or can the code also be generated with the DSP builder ?

Thank you in anticipation !

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.