FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

Serial communication with HPS-UART using QSYS

MThir
Beginner
1,000 Views

Hello guys,

I am new and I started learning altera from this June. I am using DE10 standard with cyclone 5 fpga.

My fpga project needs 64 bit input and it delivers 64 bit output. I am thinking of using UART serial to establish the communication and my board's usb-uart only supports only through HPS processor it seems.

I dont have that much resources to build the configuration in QSYS.

If anybody have any suggestion on this, Please help me with your opinion.

 

Thank you

0 Kudos
1 Reply
Vicky1
Employee
658 Views

Hi,

welcome to Intel community & I would like to suggest you , please first go through the related documents available on Intel website like Cyclone V HPS reference manual, Golden Hardware Reference Design (GHRD), training, old thread related to HPS in community etc. since you have started learning recently.

For Cyclone V with HPS refer the below application note,

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an706.pdf

https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/soc/exm-hps-fpga-interface.html

https://www.intel.com/content/www/us/en/programmable/documentation/sfo1410143707420.html#sfo1410067621113

HPS related threads & training,

https://forums.intel.com/s/topic/0TO0P000000MWjkWAG/hps?language=en_US

https://forums.intel.com/s/question/0D50P00003yySNhSAM/route-hps-uart-pins-to-fpga-pins-de0-nano-soc?language=en_US

https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html

when you will start the actual project, please open new thread for each & every specific issue.

Regards,

Vicky

0 Kudos
Reply