Altera cyclone 5 SoC cache debug mode

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Altera cyclone 5 SoC cache debug mode

992 Views

Hi everybody,

I'm trying to debug memory caches on the Altera cyclone 5 board, in particular on Terasic de0-nano-SoC. I'm using ARM DS-5 Ultimate Edition and the linux kernel running on my board is Linux socfpga 3.13.0-00298-g3c7cbb9-dirty. The big issue is that I cannot see cache memories in the debugger! The Data cache view is empty and the cache list comand returns No cache awareness for core "Cortex A9_0".

I'm fairly sure that the caches (L1 and L2) are provided by the hardware.

How can I resolve this??

Thanks.

BR,

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.