- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I Created design based on DPX4 5.4GHz. The example design includes 'dp_gxb_sysclk' module. According to Ip generation the reference clock supposed to be 150Mhz. I created simulation based on this design and it seems that the pll doesn't lock and no ref_clock or sys_clock is driven at the pll outputs. I will appricate If I can get help on this subject.
The device is Aglilex-7.
Best Regards,
Elad Rotem
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
We will look into your PLL setting first.
- Do you have design example we can check your PLL parameters?
- If you reduce the output clock speed- can it lock?
possible cause PLL wont lock:
a. VCC to PLL not stable - need to capture scope shot
b. unstable refclk - need to capture scopeshot
c. PLL reset signal triggered - need to check schematic
regards,
Farabi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Farabi,
Thank you for your response. The model I have issue is simulation and not lab test.
In simulation the pll doesn't lock or drive any clock at his outputs.
Regards,
Elad
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page