FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6210 Discussions

How to access the EMIF HPS subsystem DDR (1TB) via Agilex 5 HPS (265GB)

Wizard123
Beginner
409 Views

Hello everyone,


I am trying to access the EMIF for HPS DDR with the HPS in a first test design to get to know the Altera Design Flow. However, I get the following error (see attachment):

 

- emif_hps_ph2_0.s0_axi4 (0x0..0xffffffffffff) is outside the master's address range (0x0..0x3fffffffffff)
- axi_bridge_0.s0 (0x0..0x3fffffffffff) overlaps emif_hps_ph2_0.s0_axi4 (0x0..0xffffffffffff)
- Error: Width of agent ID signals (10) must be at least 11. Increase agent ID width or reduce ID widths for any connected AXI managers

 

I tried to limit the address range of the EMIF HPS to the address range of the HPS2FPGA bridge using an AXI bridge, but it is probably not possible to set the end address. I also could not find a kind of address remapper in the IPs, Is it not possible to leave the higher addres lines open?


Is it possible to access the DDR in this way or how should such a design look like?

Labels (1)
0 Kudos
1 Solution
JingyangTeh
Employee
275 Views

Hi

 

The HPS EMIF is connected to the IO96 of the HPS connection. You do not need to add in an axi bridge for this.

You could enable this under the SDRAM tab of the Agilex5 HPS IP.

 

2024-11-05_13h14_14.png2024-11-05_13h14_41.png

 

https://www.intel.com/content/www/us/en/docs/programmable/817467/24-1-6-1-0/emif-ip-for-hard-processor-subsystem-hps.html

 

You could try taking a look at the GHRD for the Agilex5 from the link below:

https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/#ghrd-overview

 

Regards

Jingyang, Teh

 

 

View solution in original post

0 Kudos
3 Replies
JingyangTeh
Employee
284 Views

Hi

 

The HPS EMIF is connected to the IO96 of the HPS connection. You do not need to add in an axi bridge for this.

You could enable this under the SDRAM tab of the Agilex5 HPS IP.

 

2024-11-05_13h14_14.png2024-11-05_13h14_41.png

https://www.intel.com/content/www/us/en/docs/programmable/817467/24-1-6-1-0/emif-ip-for-hard-processor-subsystem-hps.html

 

You could try taking a look at the GHRD for the Agilex5 from the link below:

https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/#ghrd-overview

 

Regards

Jingyang, Teh

 

0 Kudos
JingyangTeh
Employee
276 Views

Hi

 

The HPS EMIF is connected to the IO96 of the HPS connection. You do not need to add in an axi bridge for this.

You could enable this under the SDRAM tab of the Agilex5 HPS IP.

 

2024-11-05_13h14_14.png2024-11-05_13h14_41.png

 

https://www.intel.com/content/www/us/en/docs/programmable/817467/24-1-6-1-0/emif-ip-for-hard-processor-subsystem-hps.html

 

You could try taking a look at the GHRD for the Agilex5 from the link below:

https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/#ghrd-overview

 

Regards

Jingyang, Teh

 

 

0 Kudos
JingyangTeh
Employee
207 Views

Hi


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



Regards

Jingyang, Teh


0 Kudos
Reply