FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

Unable to generate a loadable .sof for Stratix 10 Development Board

NLewi3
Beginner
‎06-05-2019 04:47 PM
622 Views

I am able to successfully load the Intel provided ‘btsd_config.sof’ for the Stratix 10 Development Board using the Quartus Prime Programmer.

 

However,  I am unable to generate a .sof file that I can load into the Stratix 10 Development Board. I have a very simple design, an input clock driving a counter which is attached to some output LEDs. The .sof that is generated stops loading at 13% and the error “Device has stopped receiving configuration data. Error message received from device: Device is in configuration state. Operation failed”.

 

I am using Quartus Prime 19.1.0 with patch 0.03

 

I am at a loss as to what the problem could be???

 

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎06-07-2019 02:04 AM
221 Views

Hi,

 

May I know what is the configuration setting are using on your Quartus project? May I know what is the blaster you are using? If you are using blaster II then could you try to reduce TCK clock frequency?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.