Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
663 Discussions

Banking local memory causes nondeterminism

Björne2
Beginner
562 Views

A central part of my design is a local array declared as follows: float arr[1 << 16]; This works well, but to increase throughput I'm trying to bank it as follows:

 

float arr[1 << 16] __attribute__((numbanks(8), bankwidth(4)));

 

So 8 banks with every float element interleaved. This works fine on the emulator, but causes nondeterministic when I synthesize the design. What could be the reason for this? I'm using Quartus 21.2 and an Agilex 7 board with product code B2E2_8GBx4. If I'm doing something wrong can you please suggest a workaround?

0 Kudos
1 Solution
aikeu
Employee
463 Views

Hi Björne2,


Thanks for the feedback.

I will close the thread since the issue has been resolved on your side.


Thanks.

Regards,

Aik Eu


View solution in original post

0 Kudos
3 Replies
aikeu
Employee
503 Views

Hi Björne2,


May I get more information about the issue that you are facing. Is it related to OneAPI?


Thanks.

Regards,

Aik Eu


0 Kudos
Björne2
Beginner
474 Views

Thanks for the reply. I have to admit that I was mistaken. It was a bug in my code and not in the OpenCL compiler.

0 Kudos
aikeu
Employee
464 Views

Hi Björne2,


Thanks for the feedback.

I will close the thread since the issue has been resolved on your side.


Thanks.

Regards,

Aik Eu


0 Kudos
Reply