Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
704 Discussions

Noise tolerance of PDN Design

Wangjun8
Beginner
209 Views

对于PDN设计的时候,对应的Noise门限按照什么来?是DS中的Min和Max来(AC Tolerance + VR Accuracy)?Ripple?AC Transient?还是Ripple+AC Transient?但是对于Transceiver又有Ripple、AC Transient,非Transceiver的是Ripple和AC Transient合并在一起说明的。对应的频率范围是考虑哪个区间的?100KHz~2MHz吗?

对应的IR Drop的判定是什么?DS中的Min和Max吗?

1.png2.png

0 Kudos
1 Reply
Farabi
Employee
51 Views

Hello,


May I know what is your question? I will try to answer.


regards,

Farabi


0 Kudos
Reply