- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone,
i want to implement a simple system with a Nios and a ddr sdram controller on a stratix ii development board. I have created it with sopc builder but when i try to compile it i always receive, during Timing Analyzer, the error "Error: Couldn't find the clock output pins. Stop. Error: 0 DQ pins found for variation 'ddr_sdram_0' but it was configured to be 16 bits wide. Error: Can't find hierarchy path. Error: The hierarchy path could not be found, possibly due to previous errors" Can anyone help me? Thank you!Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Search www.altera.com for "Couldn't find the clock output pins. Stop" including the quotes. You will get one search hit, which will take you to MegaCore release notes that have a suggestion for that error.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
ok, thank you!
I'll try!- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I followed the suggestion found in altera document "megacore ip library, release note and errata" but i couldn't solve my problem.
Any idea? I'm using Quartus 7.2- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Have you added the .sdc files to to the timequest analyzer?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page