hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17039 Discussions

Is it possible to implement AES-256 algorithm in Altera cyclone iv E DE2 115 board?

Altera_Forum
Honored Contributor II
‎03-05-2016 04:56 PM
1,493 Views

Hi guys, 

 

If its not possible to implement in this board, please suggest me any board?
Translate
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-09-2016 10:34 AM
718 Views

Have a look at "fpga implementation of aes encryption and decryption (http://www.design-reuse.com/articles/13981/fpga-implementation-of-aes-encryption-and-decryption.html)". Having a look at the 'Device utilization summary' I'd suggest you should be able to implement this in the DE2-115's FPGA. 

 

Also see "aes encrypter/decrypter (http://people.ece.cornell.edu/land/courses/ece5760/finalprojects/s2015/ar856/ece5760webpage/ece5760%20webpage/webpage_files.html)", which uses a DE2-115. 

 

Cheers, 

Alex
Translate
0 Kudos
Copy link
Reply
Top

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.