Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16592 Discussions

Pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces? What to do?

Altera_Forum
Honored Contributor II
4,434 Views

Hello, 

 

during Quartus compilation, the following warning message appears: 

 

Warning: X pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems). 

Info: Pin ABC uses I/O standard 3.3-V LVTTL at L21 

Info: Pin XYZ uses I/O standard 3.3-V LVTTL at H1 

... 

 

What`s wrong? 

Has somenone an idea to remove this warning?  

 

Br, 

Carsten
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
2,722 Views

I got the same warning too,what can I do?

0 Kudos
Altera_Forum
Honored Contributor II
2,722 Views

Nothing's wrong, and, AFAIK, you can't remove it. 

It's just a reminder for you to take a look at the application note. 

 

http://www.altera.com/literature/an/an447.pdf
0 Kudos
Altera_Forum
Honored Contributor II
2,722 Views

Hi, 

 

I am getting below warnings on LCD data pins design for cyclone 4 device.I have also enabled the PCI clamp diode as per AN447 but still not able to resolve .could you please assist whats wrong here. 

 

"Warning (169177): 8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems" 

 

After enabling PCI doide as given below still getting same warnings. 

LCD_DATA[0] Location PIN_Y2 Yes 

LCD_DATA[0] I/O Standard 3.3-V LVTTL Yes 

LCD_DATA[0] PCI I/O On Yes 

 

Whereas as AN447 says its enabled by default : "If the input I/O standard is 3.3-V LVTTL, 3.3-V LVCMOS, 3.0-V LVTTL, 3.0-V LVCMOS, 2.5-V LVTTL/LVCMOS, PCI, or PCI-X, the PCI clamp diode is enabled by default in the Quartus II software. 

 

Could you please suggest how I can remove these warnings. 

 

Thanks, 

Gagan
0 Kudos
Altera_Forum
Honored Contributor II
2,722 Views

This warning is automatically generated as long as you use inputs with 2.5-3.3V vccio. There is no way to remove them, except by using explicitly the message suppression mechanism in Quartus.

0 Kudos
Reply