- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
How do I report routing usage per logic lock region? In the chip planner I can select the region and tool tip provides some information. But I need a report for each region so that I can generate reports.
Thank you.
Best regards,
Sanjay
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This should be in the Compilation Report after a full compilation of the design.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks! But all I see is summary.
Best regards,
Sanjay
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Check the Place Stage folder.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hmm... Do you mean this? This doesn't report the route statistics and congestion.
It would be nice if I could obtain report of what we can see by hovering over the logic logic lock region in chip planner.
Thank you.
Best regards,
Sanjay
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'll check with the technical specialist to see if there's a way to check the routing utilization for the LL region.
Please expect slow response due to year end holiday.
Regards,
Richard Tan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As of now, I have not receive any update from the engineering team.
I will continue to follow up with the engineering team and provide you with an update as soon as possible.
Thank you for your patience and understanding. Please let me know if you have any questions or concerns.
Regards,
Richard Tan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Unfortunately, we do not have the routing usage report for each Logic Lock region in the 'Compilation Report' .
As of now, you will need to hover in Chip Planner to check it.
I have filed a feature request and hopefully this feature will be added in the future Quartus release. Plan in 2nd half of 2025 (subject to change).
Since no further action is required from my side for this case, I will transitioning this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out. Please login to https://supporttickets.intel.com/s/?language=en_US , view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.
The community users will be able to help you on your follow-up questions.
Thank you and have a great day!
Best Regards,
Richard Tan
Regards,
Richard Tan
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page