Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12652 Discussions

AXI3 Lightweight Bridge

Altera_Forum
Honored Contributor II
‎01-07-2016 01:36 PM
1,391 Views

Hi All, 

 

I have a question about the AXI3 Lightweight bridge coming from HPS toward FPGA portion... 

 

How can I define a clock frequency for the AXI3 Lightweight bridge? I cannot find the appropriate field in the Qsys HPS section...  

 

Thank you!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-07-2016 02:14 PM
407 Views

The HPS2FPGA AXI Bridge has many periph_id registers. What are they used for? It's not so understood...

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-11-2016 05:21 AM
407 Views

You have to select the Bridge in the HPS configuration (I think first Tab in QSYS) and afterwards connect a clock within the Top-Level Qsys-Design to it.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.