Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

[ArriaV EVB] ENET_HPS_INTN [EMAC1]

Altera_Forum
Honored Contributor II
1,149 Views

Hello, 

 

According to the ArriaV SoC Reference Board doc (MNL-01080-1.1), the ENET_HPS_INTN is connected to A18 (p.2-26).  

 

But, the A18 pin is a dedicated pin for the RGMII0_TX_CTL (EMAC0, which is not in use according to GHRD ghrd_5astfd5k3). 

 

So, how should it exactly work? Is the connection correct? According to the GHRD ghrd_5astfd5k3, the EMAC0 is not in use, so why the on-board signal ENET_HPS_INTN, which is related to EMAC1, connected there?  

 

Thank you! 

 

 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
394 Views

no idea if we have design example for Arria V before. But you might consider to open up the RGMII design example that belongs to cyclone V for configuration reference to your Arria V..

0 Kudos
Reply