Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

Controlling HPS pins from FPGA using Cyclone 5

Altera_Forum
Honored Contributor II
‎07-24-2016 01:53 PM
1,085 Views

Hi, 

 

I am trying to blink a LED which is connected to the HPS from a button connected on the FPGA. I have built the Qsys design and Loaned the I/O desired pins to the top level entity, then by setting the loan_io_oe[x] to 1 will let the connection be as an output and could be controlled by the loan_io_out[x], however I get no response. When doing the opposite procedure it works!! by letting a button connected to HPS to control a LED connected to FPGA. 

 

So what could be the problem here? I have been stuck for days on it. 

 

Thanks, 

Yazen
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-07-2016 07:14 AM
354 Views

Hi, do you update the preloader on the device? Note that the Pin Mux for the IO is located within the HPS - as such you will need to update the preloader once you set a Loan I/O to the HPS.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.