Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

DMA with NIOSII

fpgaSoft
Beginner
1,109 Views

Hi, I am using a Cyclone 10 FPGA with NIOS for a project and I am running into a few problems with the DMA IP block.

The DMA block in question is the Modular Scatter-gather DMA IP, in memory-mapped to stream mode.

 

I have the stream output going into signal tap to look at the data. Some of the time the data looks ok. i.e the data is available as soon as the source_valid goes high, the VALID is high for the 4x32 bit words I am sending.

However every now and then VALID is only high for one of the blocks of data, some are before it. I could be doing something wrong but according to the IP, VALID should be rasied when there is valid data &  not after.

 

Is there something I am doing wrong? Or is this actually expected behaviour? If so how do I account for that, given I only the limited lines i have out of the block?

 

Best regards

 

0 Kudos
6 Replies
KellyJialin_Goh
Employee
979 Views

Hi,

Greetings and welcome to Intel's forum.


You may refer to this Youtube video on how to enable MSGDMA with NIOS II: https://www.youtube.com/watch?v=iaRkjkpMBH8 and the embedded IP user guide on MSGDMA for more information: https://www.intel.com/content/www/us/en/docs/programmable/683130/23-1/modular-scatter-gather-dma-core.html


Hope to hear on your feedback. Thank you.


Regards,

Kelly Jialin, GOH


0 Kudos
KellyJialin_Goh
Employee
944 Views

Hi,

Any updates from your end whether the information provided was useful?


Thank you.


Regards,

Kelly


0 Kudos
KellyJialin_Goh
Employee
944 Views

Hi,

Any updates from your end whether the information provided was useful?


Thank you.


Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
920 Views

Hi Kelly,

sadly the information didnt help as to why the data is being sent out before the VALID line is asserted. I have ended up going back to using the memory-mapped to memory-mapped version of the DMA. However the streaming version does look more appropriate for my design so it would be good to know why it doesnt appear to be working properly

 

Best regards

0 Kudos
KellyJialin_Goh
Employee
919 Views

Hi,

Is there any further support needed from my end? Hope to hear on your feedback.


Thanks.


Regards,

Kelly


0 Kudos
EBERLAZARE_I_Intel
736 Views

Hi,


I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
Reply