Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12648 Discussions

How to write a configurable SRAM controller for Avalon Tristate Bridge?

Altera_Forum
Honored Contributor II
997 Views

On my board, FLASH and SRAM share address bus and data bus. So I need a SRAM controller and FLASH controller for Avalon Tristate Bridge.  

 

The Flash Memory Interface(CFI) IP in SOPC Builder 9.0 can support customized Data Bus width and Address Bus width. However, IDT71V416 SRAM controller in SOPC Builder 9.0 has a fixed DB width of 32, and this can not be modified.  

 

Now I need DB&AB width configurable SRAM controller for Avalon Tristate Bridge. Can anyone give suggestion on how to write or obtain such a SRAM controller? Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
315 Views

Hello, 

 

you can use this simple tcl script ... 

 

Just modify it for your bit width and address for your purposes ...
0 Kudos
Reply