Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12652 Discussions

NAND Flash controller for Cyclone V E family

Altera_Forum
Honored Contributor II
‎07-20-2013 03:52 PM
1,138 Views

Hi, 

 

I would like to use a NAND flash component on my design with a Cyclone V E FPGA and having trouble to use the generic tri-state Mega function to work with it. The NAND flash component I selected is a Spansion S34MS02G1 (256Mb x16). The part I don't get is the address I/O are the same as the data I/O which I am not sure how to specific in the generic tri-state Mega function. Does anyone have experience working with NAND flash component with Cyclone V E family before? Any recommendation on Mega function for NAND flash works with NIOS II. Please let me know. 

 

Thanks, 

 

Yeung
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-21-2013 08:15 AM
399 Views

I have a micron 1Gb x16 connected to Cyclone IV E. I wrote a custom component, but a generic avalon tristate bridge should work just fine. 

Sopc,et,ntust.edu.tw openip git has a sample implementation - I never tested it myself though. Regarding timing and constraints you can 

check Constraining_SOPC_Designs.doc.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.