Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
12579 Discussions

Read FIFO outside Qsys design via Nios II

Altera_Forum
Honored Contributor II
981 Views

A block outside the Qsys system generates data which can be read from a FIFO. Thus, the exposed interface is q, empty, rdreq. I want to connect Qsys to this design and read the data generated by this block and written into its FIFO. 

 

Since the FIFO is external the Qsys system, I could connect to it via PIO. However, I am sure that a superior method exists to achieve this end. How should this be done?
0 Kudos
0 Replies
Reply