Reset the fpga from Linux using /dev/mem/

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Reset the fpga from Linux using /dev/mem/

1,138 Views

Hello,

I'm building a project in Quartus II for my board DE1_SoC.

I created an IP and then connected it with HPS using Qsys via AXI4-lite interface, then, I launched Linux Yocto in HPS to program the FPGA.

I used dd or cat to the port /dev/fpga0 when programming the FPGA with my project.

Do I have to reset the FPGA part after programming using my method above?

In similar platform from Xilinx, I am able to reset the FPGA by sending a value to Register Reset.

Can I do that in Altera? For example by sending a certain value with /dev/mem in a program.

Anybody with similar experience is welcome to give his/her opinion.

Thanks a lot!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.