Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.

avalon bus Question

Altera_Forum
Honored Contributor II
1,015 Views

Hello every body; 

I want to know how the nios deals with the avalon compatible custom component signals, or how it controls the read/write and clk/reset signals, this to adapt my custom component, 

There are any pdf please; 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
255 Views

Nios II just issues memory reads or writes. It follows the master portion of the Avalon-MM specification so as long as the slave being accessed follows the Avalon-MM slave specification you don't have to worry about how the transactions progress through the interconnect. Since you are designing a custom component I recommend becoming familiar with the Avalon-MM specification as well as the Avalon-MM bus functional models (BFMs) so that you can validate your custom logic operates correctly within spec.

0 Kudos
Altera_Forum
Honored Contributor II
255 Views
0 Kudos
Reply