Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12612 Discussions

uC/OS-II ISR questions

Altera_Forum
Honored Contributor II
‎05-05-2005 09:10 PM
1,000 Views

Is it true that all ISRs for uC/OS-II must be written in assembly language? 

 

How is an ISR "attached" to a specific interrupt? 

 

Does anybody have an example that I could see (CPU register storage, etc.)? 

 

Thanks.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-06-2005 10:01 AM
277 Views

The interrupt entry point must be written in assembly, however this is provided for you with the Nios II port of microC/OS-II. Individual ISR's can be written in C. You can attach to an interrupt using the standard HAL alt_irq_register() function, as described in the Nios II software developer's handbook. In addition, you can look at the HAL device drivers for examples (e.g. the JTAG UART driver).

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-06-2005 03:19 PM
277 Views

Thanks.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.