5CEBA7F27C8N FPGA FF placement setting

[ShivaKi]

Hello,

For 5CEBA7F27C8N FPGA, please find below queries needed clarification.

1. What is meant by FF placement setting in FPGA design? 

2. For what kind of signals, this FF placement setting to be implemented in FPGA design.

NOTE: Referred Datasheet and Handbook documents, could not find any reference section.

[sstrell]

Where are you seeing "FF"?  I can't think of what that may be, but a reference would help.

[ShivaKi]

FF refer to Flipflop

On IO signals in FPGA, does Flipflop configuration settings is implemented?

[sstrell]

Flipflops and all logic are placed by the Fitter when you compile the design.  If you are referring to the registers directly in the I/O elements, referred to as the fast I/O elements, you can enable assignments in the Assignment Editor to make use of them.  Other than that, most folks don't manually place individual registers except in extreme cases (like just missing meeting timing).

[ShivaKi]

1. For what kind of signals does this flipflop logic is implemented? Like High speed signals or differential logic.

Could you please provide any reference document(if available) to understand more details on flipflop logic

[RichardTanSY_Intel]

For Q1: Are you referring to the Quartus Optimization Mode? If no, which placement setting are you referring to ?

https://www.intel.com/content/www/us/en/docs/programmable/683236/24-2/compiler-optimization-modes.html

For Q2: You may checkout this youtube video. https://www.youtube.com/watch?v=lrXjuotxqzE

Regards,

Richard Tan

[RichardTanSY_Intel]

Hi,

Dropping a note to ask if my last reply was helpful to you?

Do you need any further assistance from my side?

Regards,

Richard Tan